tsm70n750 taiwan semiconductor document number: ds_p0000139 1 version: b15 n-channel power mosfet 700v, 6a, 0.75 ? features super-junction technology high performance due to small figure-of-merit high ruggedness performance high commutation performance key performance parameters parameter value unit v ds 700 v r ds(on) (max) 0.75 ? q g 10.7 nc application power supply lighting to - 251 (ipak) to - 252 (dpak) notes: moisture sensitivity level: level 3. per j-std-020 absolute m aximum ratings (t c = 25c unless otherwise noted) parameter symbol limit unit drain-source voltage v ds 700 v gate-source voltage v gs 30 v continuous drain current (note 1) t c = 25c i d 6 a t c = 100c 3.6 pulsed drain current (note 2) i dm 18 a total power dissipation @ t c = 25c p dtot 62.5 w single pulsed avalanche energy (note 3) e as 81 mj single pulsed avalanche current (note 3) i as 1.8 a operating junction and storage temperature range t j , t stg - 55 to +150 c thermal performance parameter symbol limit unit junction to case thermal resistance r ? jc 2.0 c/w junction to ambient thermal resistance r ? ja 62 c/w notes: r ? ja is the sum of the junction-to-case and case-to-amb ient thermal resistances. the case thermal referenc e is defined at the solder mounting surface of the drain pins. r ? ja is guaranteed by design while r ? ca is determined by the users board design. r ? ja shown below for single device operation on fr-4 pcb in still air.
tsm70n750 taiwan semiconductor document number: ds_p0000139 2 version: b15 electrical specifications (t c = 25c unless otherwise noted) parameter conditions symbol min typ max unit static (note 4) drain-source breakdown voltage v gs = 0v, i d = 250a bv dss 700 -- -- v gate threshold voltage v ds = v gs , i d = 250a v gs(th) 2 3 4 v gate body leakage v gs = 30v, v ds = 0v i gss -- -- 100 na zero gate voltage drain current v ds = 700v, v gs = 0v i dss -- -- 1 a drain-source on-state resistance v gs = 10v, i d = 1.8a r ds(on) -- 0.62 0.75 ? dynamic (note 5) total gate charge v ds = 380v, i d = 6a, v gs = 10v q g -- 10.7 -- nc gate-source charge q gs -- 2.8 -- gate-drain charge q gd -- 3.5 -- input capacitance v ds = 100v, v gs = 0v, f = 1.0mhz c iss -- 555 -- pf output capacitance c oss -- 39 -- gate resistance f = 1mhz, open drain r g -- 2.7 -- ? switching (note 6) turn-on delay time v dd = 380v, r gen = 25 ? , i d = 6a, v gs = 10v, t d(on) -- 15 -- ns turn-on rise time t r -- 26 -- turn-off delay time t d(off) -- 30 -- turn-off fall time t f -- 18 -- source-drain diode (note 4) forward on voltage i s = 6a, v gs = 0v v sd -- -- 1.4 v reverse recovery time v r = 200v, i s = 3a di f /dt = 100a/ s t rr -- 182 -- ns reverse recovery charge q rr -- 1.3 -- c notes: 1. current limited by package 2. pulse width limited by the maximum junction tempe rature 3. l = 50mh, i as = 1.8a, v dd = 50v, r g = 25 ? , starting t j = 25 o c 4. pulse test: pw 300s, duty cycle 2% 5. for design aid only, not subject to production test ing. 6. switching time is essentially independent of oper ating temperature.
tsm70n750 taiwan semiconductor document number: ds_p0000139 3 version: b15 ordering information part no. package packing tsm70n750ch c5g to-251 (ipak) 75pcs / tube tsm70n750cp rog to-252 (dpak) 2,500pcs / 13 reel note: 1. compliant to rohs directive 2011/65/eu and in acco rdance to weee 2002/96/ec 2. halogen-free according to iec 61249-2-21 definiti on
tsm70n750 taiwan semiconductor document number: ds_p0000139 4 version: b15 characteristics curves (t c = 25c unless otherwise noted) output characteristics transfer characteristics on-resistance vs. drain current gate-source voltage vs. gate charge on-resistance vs. junction temperature source-drain diode forward current vs. voltage
tsm70n750 taiwan semiconductor document number: ds_p0000139 5 version: b15 characteristics curves (t c = 25c unless otherwise noted) capacitance vs. drain-source voltage bv dss vs. junction temperature maximum safe operating area (dpak/ipak) normalized thermal transient impedance 10 - 3 10 - 2 10 - 1 10 0 10 - 5 10 - 4 10 - 3 10 - 2 10 - 1 10 0 square wave pulse duration (s) 10 1 duty=0.5 duty=0.2 duty=0.1 duty=0.05 duty=0.02 duty=0.01 single pulse normalized effective transient thermal impedance
tsm70n750 taiwan semiconductor document number: ds_p0000139 6 version: b15 package outline dimensions (unit: millimeters) to-251 (ipak) marking diagram y = year code m = month code for halogen free product o =jan p =feb q =mar r =apr s =may t =jun u =jul v =aug w =sep x =oct y =nov z =dec l = lot code (1~9, a~z)
tsm70n750 taiwan semiconductor document number: ds_p0000139 7 version: b15 package outline dimensions (unit: millimeters) to-252 suggested pad layout (unit: millimeters) marking diagram y = year code m = month code for halogen free product o =jan p =feb q =mar r =apr s =may t =jun u =jul v =aug w =sep x =oct y =nov z =dec l = lot code (1~9, a~z)
tsm70n750 taiwan semiconductor document number: ds_p0000139 8 version: b15 notice specifications of the products displayed herein are subject to change without notice. tsc or anyone on its behalf, assumes no responsibility or liability for any erro rs or inaccuracies. information contained herein is intended to provide a product description only. no license, express or implied, to any intellectual property rights is granted by this document. except as provided in tscs terms and co nditions of sale for such products, tsc assumes no liability wh atsoever, and disclaims any express or implied warr anty, relating to sale and/or use of tsc products includi ng liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, cop yright, or other intellectual property right. the products shown herein are not designed for use in medical, life-saving, or life-sustaining applica tions. customers using or selling these products for use i n such applications do so at their own risk and agr ee to fully indemnify tsc for any damages resulting from such i mproper use or sale.
|
